MODULE-III:

Combinational Logic Circuits

Combinational Logic Design

Logic circuits for digital systems may be combinational or sequential. The output of a combinational circuit depends on its present inputs only .Combinational circuit processing operation fully specified logically by a set of Boolean functions .A combinational circuit consists of input variables, logic gates and output variables.Both input and output data are represented by signals, i.e., they exists in two possible values. One is logic –1 and the other logic 0.

Combinational Circuits



Fig. Block Diagram of Combinational Circuit

For n input variables, there are 2ⁿ possible combinations of binary input variables .For each possible input Combination , there is one and only one possible output combination.A combinational circuit can be described by m Boolean functions one for each output variables. Usually the input s comes from flip-flops and outputs goto flip-flops.

Design Procedure:

1.The problem is stated

2. The number of available input variables and required output variables is

determined. 3. The input and output variables are assigned letter symbols.

4. The truth table that defines the required relationship between inputs and outputs is derived.

5. The simplified Boolean function for each output is obtained.

6.The logic diagram is drawn.

Adders:

Digital computers perform variety of information processing tasks, the one is arithmetic operations. And the most basic arithmetic operation is the addition of two binary digits. i.e, 4 basic possible operations are:

The first three operations produce a sum whose length is one digit, but when augends and addend bits are equal to 1,the binary sum consists of two digits. The higher significant bit of this result is called a carry. A combinational circuit that performs the addition of two bits is called a half-adder. One that performs the addition of 3 bits (two significant bits & previous carry) is called a full adder. & 2 half adder can employ as a full-adder.

The Half Adder: A Half Adder is a combinational circuit with two binary inputs (augends and addend bits and two binary outputs (sum and carry bits.) It adds the two inputs (A and B) and produces the sum (S) and the carry (C) bits. It is an arithmetic operation of addition of two single bit words.



The Sum(S) bit and the carry (C) bit, according to the rules of binary addition, the sum (S) is the X-OR of A and B (It represents the LSB of the sum). Therefore,

S=A + B= A⊕B

The carry (C) is the AND of A and B (it is 0 unless both the inputs are 1). Therefore,

C=AB

A half-adder can be realized by using one X-OR gate and one AND gate a



Logic diagrams of half-adder

NAND LOGIC:



Logic diagram of a half-adder using only 2-input NAND gates.

NOR Logic:



Logic diagram of a half-adder using only 2-input NOR gates.

The Full Adder:

A Full-adder is a combinational circuit that adds two bits and a carry and outputs a sum bit and a carry bit. To add two binary numbers, each having two or more bits, the LSBs can be added by using a half-adder. The carry resulted from the addition of the LSBs is carried over to the next significant column and added to the two bits in that column. So, in the second and higher columns, the two data bits of that column and the carry bit generated from the addition in the previous column need to be added.

The full-adder adds the bits A and B and the carry from the previous column called the carryin C_{in} and outputs the sum bit S and the carry bit called the carry-out C_{out}. The variable S gives the value of the least significant bit of the sum. The variable C_{out} gives the output carry.The eight rows under the input variables designate all possible combinations of 1s and 0s that these variables may have. The 1s and 0s for the output variables are determined from the arithmetic sum of the input bits. When all the bits are 0s, the output is 0. The S output is equal to 1 when only 1 input is equal to 1 or when all the inputs are equal to 1. The C_{out} has a carry of 1 if two or three inputs are equal to 1.



From the truth table, a circuit that will produce the correct sum and carry bits in response to every possible combination of A,B and C_{in} is described by

	S	ABCin	ABCin	ABC ^{—–}	ABCin
Cout	ABCin				_
and					
S			A B	Cin	
Cout			ACin	BCin	AB

The sum term of the full-adder is the X-OR of A,B, and C_{in}, i.e, the sum bit the modulo sum of the data bits in that column and the carry from the previous column. The logic diagram of the full-adder using two X-OR gates and two AND gates (i.e, Two half adders) and one OR gate is



Logic diagram of a full-adder using two half-adders.

The block diagram of a full-adder using two half-adders is



Block diagram of a full-adder using two half-adders.

Even though a full-adder can be constructed using two half-adders, the disadvantage is that the bits must propagate through several gates in accession, which makes the total propagation delay greater than that of the full-adder circuit using AOI logic.

The Full-adder neither can also be realized using universal logic, i.e., either only NAND gates or only NOR gates as

 $A \oplus B = \overline{\overline{A \cdot \overline{AB} \cdot \overline{B \cdot AB}}$ Then $S = A \oplus B \oplus C_{in} = \overline{(A \oplus B) \cdot \overline{(A \oplus B)C_{in}} \cdot \overline{C_{in} \cdot (A \oplus B)C_{in}}}$

NAND Logic:



Sum and carry bits of a full-adder using AOI logic.



Logic diagram of a full-adder using only 2-input NAND gates.

NOR Logic:



Logic diagram of a full-adder using only 2-input NOR gates.

Subtractors:

The subtraction of two binary numbers may be accomplished by taking the complement of the subtrahend and adding it to the minuend. By this, the subtraction operation becomes an addition operation and instead of having a separate circuit for subtraction, the adder itself can be used to perform subtraction. This results in reduction of hardware. In subtraction, each subtrahend bit of the number is subtracted from its corresponding significant minuend bit to form a difference bit. If the minuend bit is smaller than the subtrahend bit, a 1 is borrowed from the next significant position., that has been borrowed must be conveyed to the next higher pair of bits by means of a signal coming out (output) of a given stage and going into (input) the next higher stage.

The Half-Subtractor:

A Half-subtractor is a combinational circuit that subtracts one bit from the other and produces the difference. It also has an output to specify if a 1 has been borrowed. . It is used to subtract the LSB of the subtrahend from the LSB of the minuend when one binary number is subtracted from the other.

A Half-subtractor is a combinational circuit with two inputs A and B and two outputs d and b. d indicates the difference and b is the output signal generated that informs the next stage that a 1 has been borrowed. When a bit B is subtracted from another bit A, a difference bit (d) and a borrow bit (b) result according to the rules given as



The output borrow b is a 0 as long as A≥B. It is a 1 for A=0 and B=1. The d output is the result of the arithmetic operation 2b+A-B.

A circuit that produces the correct difference and borrow bits in response to every possible combination of the two 1-bit numbers is, therefore,

d=A + $B = A \oplus B$ and b = B

That is, the difference bit is obtained by X-OR ing the two inputs, and the borrow bit is obtained by ANDing the complement of the minuend with the subtrahend.Note that logic for this exactly the same as the logic for output S in the half-adder.



Logic diagrams of a half-subtractor.

A half-substractor can also be realized using universal logic either using only NAND gates or using NOR gates as:

NAND Logic:



Logic diagram of a half-subtractor using only 2-input NAND gates.

NOR Logic:

$$d = A \oplus B = A\overline{B} + \overline{A}B = A\overline{B} + B\overline{B} + \overline{A}B + A\overline{A}$$
$$= \overline{B}(A + B) + \overline{A}(A + B) = \overline{B + A + B} + \overline{A + A + B}$$
$$d = \overline{A}B = \overline{A}(A + B) = \overline{\overline{A}(A + B)} = \overline{A + (\overline{A + B})}$$



Logic diagram of a half-subtractor using only 2-input NOR gates.

The Full-Subtractor:

The half-subtractor can be only for LSB subtraction. IF there is a borrow during the subtraction of the LSBs, it affects the subtraction in the next higher column; the subtrahend bit is subtracted from the minuend bit, considering the borrow from that column used for the subtraction in the preceding column. Such a subtraction is performed by a full-subtractor. It subtracts one bit (B) from another bit (A), when already there is a borrow bi from this column for the subtraction in the preceding column, and outputs the difference bit (d) and the borrow bit(b) required from the next d and b. The two outputs present the difference and output borrow. The 1s and 0s for the output variables are determined from the subtraction of A-B-bi.



From the truth table, a circuit that will produce the correct difference and borrow bits in response to every possiblecombinations of A,B and b_i is

$$d = \overline{ABb}_{i} + \overline{AB} \overline{b}_{i} + A\overline{B} \overline{b}_{i} + ABb_{i}$$

$$= b_{i}(AB + \overline{AB}) + \overline{b}_{i}(A\overline{B} + \overline{AB})$$

$$= b_{i}(\overline{A \oplus B}) + \overline{b}_{i}(A \oplus B) = A \oplus B \oplus b_{i}$$

$$b = \overline{ABb}_{i} + \overline{AB} \overline{b}_{i} + \overline{ABb}_{i} + ABb_{i} = \overline{AB}(b_{i} + \overline{b}_{i}) + (AB + \overline{AB})b_{i}$$

$$= \overline{AB} + (\overline{A \oplus B})b_{i}$$

and

A full-subtractor can be realized using X-OR gates and AOI gates as



Logic diagram of a full-subtractor.

The full subtractor can also be realized using universal logic either using only NAND gates or using NOR gates as:

NAND Logic:



Logic diagram of a full-subtractor using only 2-input NAND gates.

NOR Logic:

$$d = A \oplus B \oplus b_{i} = \overline{(A \oplus B) \oplus b_{i}}$$

$$= \overline{(A \oplus B)b_{i} + (\overline{A \oplus B})\overline{b}_{i}}$$

$$= \overline{[(A \oplus B) + (\overline{A \oplus B})\overline{b}_{i}][b_{i} + (\overline{A \oplus B})\overline{b}_{i}]}$$

$$= \overline{(A \oplus B) + (\overline{A \oplus B}) + b_{i}} + \overline{b}_{i} + \overline{(A \oplus B) + b_{i}}$$

$$= \overline{(A \oplus B) + (\overline{A \oplus B}) + b_{i}} + \overline{b}_{i} + \overline{(A \oplus B) + b_{i}}$$

$$= \overline{(A \oplus B) + (\overline{A \oplus B}) + b_{i}} + \overline{b}_{i} + \overline{(A \oplus B) + b_{i}}$$

$$= \overline{AB} + b_{i}(\overline{A \oplus B})$$

$$= \overline{A(A + B) + (\overline{A \oplus B})[(A \oplus B) + b_{i}]}$$

$$= \overline{A + (\overline{A + B}) + (\overline{A \oplus B}) + \overline{(A \oplus B) + b_{i}}}$$



Logic diagram of a full subtractor using only 2-input NOR gates.

Binary Parallel Adder:

A binary parallel adder is a digital circuit that adds two binary numbers in parallel form and produces the arithmetic sum of those numbers in parallel form. It consists of full adders connected in a chain , with the output carry from each fulladder connected to the input carry of the next full-adder in the chain.

The interconnection of four full-adder (FA) circuits to provide a 4-bit parallel adder. The augends bits of A and addend bits of B are designated by subscript numbers from right to left, with subscript 1 denoting the lower –order bit. The carries are connected in a chain through the full-adders. The input carry to the adder is C_{in} and the output carry is C4. The S output generates the required sum bits. When the 4-bit full-adder circuit is enclosed within an IC package, it has four terminals for the augends bits, four terminals for the adderd bits, four terminals for the sum bits, and two terminals for the input and output carries. AN n-bit parallel adder requires n-full adders. It can be constructed from 4-bit, 2-bit and 1-bit full adder ICs by cascading several packages. The output carry from one package must be connected to the input carry of the one with the next higher –order bits. The 4-bit full adder is a typical example of an MSI function.



Logic diagram of a 4-bit binary parallel adder.

Ripple carry adder:

In the parallel adder, the carry –out of each stage is connected to the carry-in of the next stage. The sum and carry-out bits of any stage cannot be produced, until sometime after the carry-in of that stage occurs. This is due to the propagation delays in the logic circuitry,

which lead to a time delay in the addition process. The carry propagation delay for each fulladder is the time between the application of the carry-in and the occurrence of the carry-out.

The 4-bit parallel adder, the sum (S₁) and carry-out (C₁) bits given by FA₁ are not valid, until after the propagation delay of FA₁. Similarly, the sum S₂ and carry-out (C₂) bits given by FA₂ are not valid until after the cumulative propagation delay of two full adders (FA₁ and FA₂), and so on. At each stage ,the sum bit is not valid until after the carry bits in all the preceding stages are valid. Carry bits must propagate or ripple through all stages before the most significant sum bit is valid. Thus, the total sum (the parallel output) is not valid until after the cumulative delay of all the adders.

The parallel adder in which the carry-out of each full-adder is the carry-in to the next most significant adder is called a ripple carry adder.. The greater the number of bits that a ripple carry adder must add, the greater the time required for it to perform a valid addition. If two numbers are added such that no carries occur between stages, then the add time is simply the propagation time through a single full-adder.

4- Bit Parallel Subtractor:

The subtraction of binary numbers can be carried out most conveniently by means of complements, the subtraction A-B can be done by taking the 2's complement of B and adding it to A

. The 2's complement can be obtained by taking the 1's complement and adding 1 to the least significant pair of bits. The 1's complement can be implemented with inverters as



Logic diagram of a 4-bit parallel subtractor.

Binary-Adder Subtractor:

A 4-bit adder-subtractor, the addition and subtraction operations are combined into one circuit with one common binary adder. This is done by including an X-OR gate with each full-adder. The mode input M controls the operation. When M=0, the circuit is an adder, and when M=1, the circuit becomes a subtractor. Each X-OR gate receives input M and one of the inputs of B. When M=0, $E \oplus D = B$. The full-adder receives the value of B, the input carry is 0

and the circuit performs A+B. when $B \oplus 1 = B'$ and C₁=1. The B inputs are complemented and a 1 is through the input carry. The circuit performs the operation A plus the 2's complement of B.



The Look-Ahead –Carry Adder:

In parallel-adder, the speed with which an addition can be performed is governed by the time required for the carries to propagate or ripple through all of the stages of the adder. The look-ahead carry adder speeds up the process by eliminating this ripple carry delay. It examines all the input bits simultaneously and also generates the carry-in bits for all the stages simultaneously.

The method of speeding up the addition process is based on the two additional functions of the full-adder, called the carry generate and carry propagate functions.

Consider one full adder stage; say the nth stage of a parallel adder as shown in fig. we know that is made by two half adders and that the half adder contains an X-OR gate to produce the sum and an AND gate to produce the carry. If both the bits A_n and B_n are 1s, a carry has to be generated in this stage regardless of whether the input carry C_{in} is a 0 or a 1. This is called generated carry, expressed as $G_n = A_n.B_n$ which has to appear at the output through the OR gate as shown in fig.



A full adder (nth stage of a parallel adder).

There is another possibility of producing a carry out. X-OR gate inside the half-adder

at the input produces an intermediary sum bit- call it P_n –which is expressed as Next P_n and C_n are added using the X-OR gate inside the second half adder to produce the final

sum bit and $S_n = P_n \oplus C_n$ where $P_n = A_n \oplus B_n$ and output carry $C_0 = P_n \cdot C_n = (A_n \oplus B_n) \cdot C_n$ which becomes carry for the (n+1) th stage.

Consider the case of both P_n and C_n being 1. The input carry C_n has to be propagated to the output only if P_n is 1. If P_n is 0, even if C_n is 1, the and gate in the second half-adder will inhibit C_n . the carry out of the nth stage is 1 when either $G_n=1$ or $P_n.C_n=1$ or both G_n and $P_n.C_n$ are equal to 1.

For the final sum and carry outputs of the nth stage, we get the following Boolean expressions.

$$S_n = P_n \oplus C_n \text{ where } P_n = A_n \oplus B_n$$
$$C_{on} = C_{n+1} = G_n + P_n C_n \text{ where } G_n = A_n \cdot B_n$$

Observe the recursive nature of the expression for the output carry at the nth stage which becomes the input carry for the (n+1)st stage .it is possible to express the output carry of a higher significant stage is the carry-out of the previous stage.

Based on these, the expression for the carry-outs of various full adders are as follows,

$$\begin{split} & C_1 = G_0 + P_0 \cdot C_0 \\ & C_2 = G_1 + P_1 \cdot C_1 = G_1 + P_1 \cdot G_0 + P_1 \cdot P_0 \cdot C_0 \\ & C_3 = G_2 + P_2 \cdot C_2 = G_2 + P_2 \cdot G_1 + P_2 \cdot P_1 \cdot G_0 + P_2 \cdot P_1 \cdot P_0 \cdot C_0 \\ & C_4 = G_3 + P_3 \cdot C_3 = G_3 + P_3 \cdot G_2 + P_3 \cdot P_2 \cdot G_1 + P_3 \cdot P_2 \cdot P_1 \cdot G_0 + P_3 \cdot P_2 \cdot P_1 \cdot P_0 \cdot C_0 \\ & \text{The general expression for } n \text{ stages designated as 0 through } (n-1) \text{ would be} \\ & C_n = G_{n-1} + P_{n-1} \cdot C_{n-1} = G_{n-1} + P_{n-1} \cdot G_{n-2} + P_{n-1} \cdot P_{n-2} \cdot G_{n-3} + \dots + P_{n-1} \cdot \dots P_0 \cdot C_0 \end{split}$$

Observe that the final output carry is expressed as a function of the input variables in SOP form. Which is two level AND-OR or equivalent NAND-NAND form. Observe that the full look-ahead scheme requires the use of OR gate with (n+1) inputs and AND gates with number of inputs varying from 2 to (n+1).



Logic diagram of a 4-bit look-ahead-carry adder.

2's complement Addition and Subtraction using Parallel Adders:

Most modern computers use the 2's complement system to represent negative numbers and to perform subtraction operations of signed numbers can be performed using only the addition operation ,if we use the 2's complement form to represent negative numbers.

The circuit shown can perform both addition and subtraction in the 2's complement. This adder/subtractor circuit is controlled by the control signal ADD/SUB'. When the ADD/SUB' level is HIGH, the circuit performs the addition of the numbers stored in registers A and B. When the ADD/Sub' level is LOW, the circuit subtract the number in register B from the number in register A. The operation is:

When ADD/SUB' is a 1:

- 1. AND gates 1,3,5 and 7 are enabled , allowing B_0,B_1,B_2 and B_3 to pass to the OR gates 9,10,11,12 . AND gates 2,4,6 and 8 are disabled , blocking B_0 , B_1 , B_2 , and B_3 from reaching the OR gates 9,10,11 and 12.
- 2. The two levels B₀ to B₃ pass through the OR gates to the 4-bit parallel adder, to be added to the bits A₀ to A₃. The sum appears at the output S₀ to S₃
- 3. Add/SUB' =1 causes no carry into the adder.

When ADD/SUB' is a 0:

1. AND gates 1,3,5 and 7 are disabled, allowing B_0,B_1,B_2 and B_3 from reaching the OR gates 9,10,11,12. AND gates 2,4,6 and 8 are enabled, blocking B_0 , B_1 , B_2 , and B_3 from reaching the OR gates.

- 2. The two levels B_0 to B_3 pass through the OR gates to the 4-bit parallel adder, to be added to the bits A_0 to A_3 . The C_0 is now 1. thus the number in register B is converted to its 2's complement form.
- 3. The difference appears at the output S₀ to S₃.

Adders/Subtractors used for adding and subtracting signed binary numbers. In computers, the output is transferred into the register A (accumulator) so that the result of the addition or subtraction always end up stored in the register A This is accomplished by applying a transfer pulse to the CLK inputs of register A.



Serial Adder:

A serial adder is used to add binary numbers in serial form. The two binary numbers to be added serially are stored in two shift registers A and B. Bits are added one pair at a time through a single full adder (FA) circuit as shown. The carry out of the full-adder is transferred to a D flip-flop. The output of this flip-flop is then used as the carry input for the next pair of significant bits. The sum bit from the S output of the full-adder could be transferred to a third shift register. By shifting the sum into A while the bits of A are shifted out, it is possible to use one register for storing both augend and the sum bits. The serial input register B can be used to transfer a new binary number while the addend bits are shifted out during the addition.

The operation of the serial adder is:

Initially register A holds the augend, register B holds the addend and the carry flip-flop is cleared to 0. The outputs (SO) of A and B provide a pair of significant bits for the full-adder at x and y. The shift control enables both registers and carry flip-flop, so, at the clock pulse both registers are shifted once to the right, the sum bit from S enters the left most flip-flop of A, and the output carry is transferred into flip-flop Q. The shift control enables the registers for a number of clock pulses equal to the number of bits of the registers. For each succeeding clock pulse a new sum bit is transferred to A, a new carry is transferred to Q, and both registers are shifted once to the right. This process continues until the shift control is disabled. Thus the addition is accomplished by passing each pair of bits together with the previous carry through a single full adder circuit and transferring the sum, one bit at a time, into register A.

Initially, register A and the carry flip-flop are cleared to 0 and then the first number is added from B. While B is shifted through the full adder, a second number is transferred to it through its serial input. The second number is then added to the content of register A while a third number is transferred serially into register B. This can be repeated to form the addition of two, three, or more numbers and accumulate their sum in register A.



Difference between Serial and Parallel Adders:

The parallel adder registers with parallel load, whereas the serial adder uses shift registers. The number of full adder circuits in the parallel adder is equal to the number of bits in the binary numbers, whereas the serial adder requires only one full adder circuit and a carry flip-flop. Excluding the registers, the parallel adder is a combinational circuit, whereas the serial adder is a sequential circuit. The sequential circuit in the serial adder consists of a full-adder and a flip-flop that stores the output carry.

BCD Adder:

The BCD addition process:

- 1. Add the 4-bit BCD code groups for each decimal digit position using ordinary binary addition.
- 2. For those positions where the sum is 9 or less, the sum is in proper BCD form and no correction is needed.
- 3. When the sum of two digits is greater than 9, a correction of 0110 should be added to that sum, to produce the proper BCD result. This will produce a carry to be added to the next decimal position.

A BCD adder circuit must be able to operate in accordance with the above steps. In other words, the circuit must be able to do the following:

1. Add two 4-bit BCD code groups, using straight binaryaddition.

2. Determine, if the sum of this addition is greater than 1101 (decimal 9); if it is , add 0110 (decimal 6) to this sum and generate a carry to the next decimalposition.

The first requirement is easily met by using a 4- bit binary parallel adder such as the 74LS83 IC .For example, if the two BCD code groups $A_3A_2A_1A_0$ and $B_3B_2B_1B_0$ are applied to a 4-bit parallel adder, the adder will output $S_4S_3S_2S_1S_0$, where S_4 is actually C_4 , the carry –out of the MSB bits.

The sum outputs $S_4S_3S_2S_1S_0$ can range anywhere from 00000 to 100109when both the BCD code groups are 1001=9). The circuitry for a BCD adder must include the logic needed to detect whenever the sum is greater than 01001, so that the correction can be added in. Those cases , where the sum is greater than 1001 are listed as:

S4	S ₃	S ₂	S ₁	S ₀	Decimal number		
0	1	0	1	0	10		
0	1	0	1	1	11		
0	1	1	0	0	12		
0	1	1	0	1	13		
0	1	1	1	0	14		
0	1	1	1	1	15		
1	0	0	0	0	16		
1	0	0	0	1	17		
1	0	0	1	0	18		

Let us define a logic output X that will go HIGH only when the sum is greater than 01001 (i.e, for the cases in table). If examine these cases ,see that X will be HIGH for either of the following conditions:

- 1. Whenever S₄ =1(sum greater than 15)
- 2. Whenever S₃ =1 and either S₂ or S₁ or both are 1 (sum
- 10 to 15) This condition can be expressed as

X=S4+S3(S2+S1)

Whenever X=1, it is necessary to add the correction factor 0110 to the sum bits, and to generate a carry. The circuit consists of three basic parts. The two BCD code groups A₃A₂A₁A₀ and B₃B₂B₁B₀ are added together in the upper 4-bit adder, to produce the sum S₄S₃S₂S₁S₀. The logic gates shown implement the expression for X. The lower 4-bit adder will add the correction 0110 to the sum bits, only when X=1, producing the final BCD sum output represented by $\sum_{3}\sum_{2}\sum_{1}\sum_{0}$. The X is also the carry-out that is produced when the sum is greater than 01001. When X=0, there is no carry and no addition of 0110. In such cases, $\sum_{3}\sum_{2}\sum_{1}\sum_{0}=S_{3}S_{2}S_{1}S_{0}$.

Two or more BCD adders can be connected in cascade when two or more digit decimal numbers are to be added. The carry-out of the first BCD adder is connected as the carry-in of the second BCD adder, the carry-out of the second BCD adder is connected as the carry-in of the third BCD adder and so on.



EXCESS-3(XS-3) ADDER:

To perform Excess-3 additions,

1. Add two xs-3 code groups

2. If carry=1, add 0011(3) to the sum of those two code groups

If carry =0, subtract 0011(3) i.e., add 1101 (13 in decimal) to the sum of those two code groups.

Ex: Add	9 and 5	
	1100	9 in Xs-3
	+1000	5 in xs-3
1	0100	there is a carry
+0011	0011	add 3 to each group
0100	0111	14 in xs-3
(1)	(4)	

EX:

(b) 0 1 1 1 4 in XS-3 +0110 3 in XS-3 1101 no carry +1101 Subtract 3 (i.e. add 13) Ignore carry 11010 7 in XS-3 (7)

Implementation of xs-3 adder using 4-bit binary adders is shown. The augend (A₃ A₂A₁A₀) and addend (B₃B₂B₁B₀) in xs-3 are added using the 4-bit parallel adder. If the carry is a 1, then 0011(3) is added to the sum bits S₃S₂S₁S₀ of the upper adder in the lower 4-bit parallel

adder. If the carry is a 0, then 1101(3) is added to the sum bits (This is equivalent to subtracting 0011(3) from the sum bits. The correct sum in xs-3 is obtained

Excess-3 (XS-3) Subtractor:

To perform Excess-3 subtraction,

- 1. Complement the subtrahend
- 2. Add the complemented subtrahend to the minuend.
- 3. If carry =1, result is positive. Add 3 and end around carry to the result . If carry=0, the result is negative. Subtract 3, i.e, and take the 1's complement of the result.

	Ex:	Perform 9-4	
		1100	9 in xs-3
		+1000	Complement of 4 n Xs-3
	(1)	0100	There is a carry
		+0011	Add 0011(3)
0111			
		1	End around carry
1000			5 in xs-3

The minuend and the 1's complement of the subtrahend in xs-3 are added in the upper 4-bit parallel adder. If the carry-out from the upper adder is a 0, then 1101 is added to the sum bits of the upper adder in the lower adder and the sum bits of the lower adder are complemented to get the result. If the carry-out from the upper adder is a 1, then 3=0011 is added to the sum bits of the lower adder and the sum bits of the lower adder give the result.

Binary Multipliers:

In binary multiplication by the paper and pencil method, is modified somewhat in digital machines because a binary adder can add only two binary numbers at a time. In a binary multiplier, instead of adding all the partial products at the end, they are added two at a time and their sum accumulated in a register (the accumulator register). In addition, when the multiplier bit is a 0,0s are not written down and added because it does not affect the final result. Instead, the multiplicand is shifted left by one bit.

The multiplication Multiplicand 1110	of 1110	by 1001 using this process is
Multiplier	1001	
-	1110	The LSB of the multiplier is a 1; write down the multiplicand; shift the multiplicand one position to the left (11100)
	1110	The second multiplier bit is a 0; write down the previous result 1110; shift the multiplicand to the left again (1 1 1 0 0 0)

D000 The fourth multiplier bit is a 1 write down the new multiplicand add it to the first partial product to obtain the final product. 1111110

This multiplication process can be performed by the serial multiplier circuit, which multiplies two 4-bit numbers to produce an 8-bit product. The circuit consists of following elements

X register: A 4-bit shift register that stores the multiplier --- it will shift right on the falling edge of the clock. Note that 0s are shifted in from the left.

B register: An 8-bit register that stores the multiplicand; it will shift left on the falling edge of the clock. Note that 0s are shifted in from the right.

A register: An 8-bit register, i.e, the accumulator that accumulates the partial products. Adder:An 8-bit parallel adder that produces the sum of A and B registers. The adder outputs S_7 through S_0 are connected to the D inputs of the accumulator so that the sum can be transferred to the accumulator only when a clock pulse gets through the AND gate. The circuit operation can be described by going through each step in the

multiplication of 1110 by 1001. The complete process requires 4 clock cycles. 1. Before the first clock pulse: Prior to the occurrence of the first clock pulse, the

register A is loaded with 00000000, the register B with the multiplicand 00001110, and the register X with the multiplier 1001. Assume that each of these registers is loaded using its asynchronous inputs(i.e., PRESET and CLEAR). The output of the adder will be the sum of A and B,i.e., 00001110.

2. First Clock pulse:Since the LSB of the multiplier (X_0) is a 1, the first clock pulse gets through the AND gate and its positive going transition transfers the sum outputs into the accumulator. The subsequent negative going transition causes the X and B registers to shift right and left, respectively. This produces a new sum of A and B.

3. Second Clock Pulse: The second bit of the original multiplier is now in X_0 . Since this bit is a 0, the second clock pulse is inhibited from reaching the accumulator. Thus, the sum outputs are not transferred into the accumulator and the number in the accumulator does not change. The negative going transition of the clock pulse will again shift the X and B registers. Again a new sum is produced.

4. Third Clock Pulse: The third bit of the original multiplier is now in X₀; since this bit is a 0, the third clock pulse is inhibited from reaching the accumulator. Thus, the sum outputs are not transferred into the accumulator and the number in the accumulator does not change. The negative going transition of the clock pulse will again shift the X and B registers. Again a new sum is produced.

5.Fourth Clock Pulse: The last bit of the original multiplier is now in X_0 , and since it is a 1, the positive going transition of the fourth pulse transfers the sum into the accumulator. The accumulator now holds the final product. The negative going transition of the clock pulse shifts X and B again. Note that, X is now 0000, since all the multiplier bits have been shifted out.

Code converters:

The availability of a large variety of codes for the same discrete elements of information results in the use of different codes by different digital systems. It is sometimes necessary to use the output of one system as the input to another. A conversion circuit must be inserted between the two systems if each uses different codes for the same information. Thus a

code converter is a logic circuit whose inputs are bit patterns representing numbers (or character) in one cod and whose outputs are the corresponding representation in a different code. Code converters are usually multiple output circuits.

To convert from binary code A to binary code B, the input lines must supply the bit combination of elements as specified by code A and the output lines must generate the corresponding bit combination of code B. A combinational circuit performs this transformation by means of logic gates.

For example, a binary –to-gray code converter has four binary input lines B_4 , B_3 , B_2 , B_1 and four gray code output lines G_4 , G_3 , G_2 , G_1 . When the input is 0010, for instance, the output should be 0011 and so forth. To design a code converter, we use a code table treating it as a truth table to express each output as a Boolean algebraic function of all the inputs.

In this example, of binary –to-gray code conversion, we can treat the binary to the gray code table as four truth tables to derive expressions for G₄, G₃, G₂, and G₁. Each of these four expressions would, in general, contain all the four input variables B₄, B₃,B₂,and B₁. Thus,this code converter is actually equivalent to four logic circuits, one for each of the truth tables.

The logic expression derived for the code converter can be simplified using the usual techniques, including _don't cares' if present. Even if the input is an unweighted code, the same cell numbering method which we used earlier can be used, but the cell numbers -- must correspond to the input combinations as if they were an 8-4-2-1 weighted code. s Design of a 4-bit binary to gray code converter:

$G_4 = \Sigma m(8, 9, 10, 11, 12, 13, 14, 15)$	$G_4 = B_4$
$G_3 = \Sigma m(4, 5, 6, 7, 8, 9, 10, 11)$	$G_3 = \overline{B}_4 B_3 + B_4 \overline{B}_3 = B_4 \oplus B_3$
$G_2 = \Sigma m(2, 3, 4, 5, 10, 11, 12, 13)$	$\mathbf{G}_2 = \overline{\mathbf{B}}_3 \mathbf{B}_2 + \mathbf{B}_3 \overline{\mathbf{B}}_2 = \mathbf{B}_3 \oplus \mathbf{B}_2$
$G_1 = \Sigma m(1, 2, 5, 6, 9, 10, 13, 14)$	$G_1 = \overline{B}_2 B_1 + B_2 \overline{B}_1 = B_2 \oplus B_1$

	4-bit	binary	1		4-bit	Gray	10113	
B4	B ₃	B ₂	В,	G4	G3	G2	G,	
0	0	0	0	0	0	0	0	
0	0	0	1	0	0	0	1	
0	0	1	0	0	0	1	1	
0	0	1	1	0	0	1	0	
0	1	0	0	0	1	1	0	8
0	1	0	1	0	1	1	1	B4
0	1	1	0	0	1	0	1	IT
0	1	1	1	0	1	0	0	
1	0	0	0	1	1	0	0	B
1	0	0	1	1	1	0	1	-3 12
1	0	1	0	1	1	1	1	LH \
1	0	1	1	1	1	1	0	
1	1	0	0	1	0	1	0	B2 11
1	1	0	1	1	0	1	1	LIN
1	1	1	0	1	0	0	1))) G.
1	1	1	1	1	0	0	0	B1
	- 29		(a) Con	version	table			(c) Logic diagram

4-bit binary-to-Gray code converter



Design of a 4-bit gray to Binary code converter:

$$\begin{split} & B_4 = \Sigma \ m(12, \ 13, \ 15, \ 14, \ 10, \ 11, \ 9, \ 8) = \Sigma \ m(8, \ 9, \ 10, \ 11, \ 12, \ 13, \ 14, \ 15) \\ & B_3 = \Sigma \ m(6, \ 7, \ 5, \ 4, \ 10, \ 11, \ 9, \ 8) = \Sigma \ m(4, \ 5, \ 6, \ 7, \ 8, \ 9, \ 10, \ 11) \\ & B_2 = \Sigma \ m(3, \ 2, \ 5, \ 4, \ 15, \ 14, \ 9, \ 8) = \Sigma \ m(2, \ 3, \ 4, \ 5, \ 8, \ 9, \ 10, \ 11) \\ & B_1 = \Sigma \ m(1, \ 2, \ 7, \ 4, \ 13, \ 14, \ 11, \ 8) = \Sigma \ m(1, \ 2, \ 4, \ 7, \ 8, \ 11, \ 13, \ 14) \\ & B_4 = G_4 \\ & B_3 = \overline{G}_4 G_3 \overline{G}_2 + \overline{G}_4 \overline{G}_3 \overline{G}_2 + G_4 \overline{G}_3 \overline{G}_2 + G_4 G_3 G_2 \\ & = \overline{G}_4 G_3 \overline{G}_2 + \overline{G}_4 \overline{G}_3 G_2 + G_4 \overline{G}_3 \overline{G}_2 + G_4 G_3 G_2 \\ & = \overline{G}_4 (G_3 \oplus G_2) + G_4 (\overline{G}_3 \oplus G_2) = G_4 \oplus G_3 \oplus G_2 = B_3 \oplus G_2 \\ & B_1 = \overline{G}_4 \overline{G}_3 \overline{G}_2 G_1 + \overline{G}_4 \overline{G}_3 G_2 \overline{G}_1 + \overline{G}_4 G_3 \overline{G}_2 \overline{G}_1 + G_4 \overline{G}_3 \overline{G}_2 \overline{G}_1 \\ & \quad + G_4 G_3 G_2 \overline{G}_1 + G_4 \overline{G}_3 G_2 G_1 + G_4 \overline{G}_3 \overline{G}_2 \overline{G}_1 \\ & \quad + G_4 G_3 G_2 \overline{G}_1 + G_4 \overline{G}_3 G_2 G_1 + G_4 \overline{G}_3 \overline{G}_2 \overline{G}_1 \\ \end{split}$$

$$= \overline{G}_4 \overline{G}_3 (G_2 \oplus G_1) + G_4 G_3 (G_2 \oplus G_1) + \overline{G}_4 G_3 (G_2 \oplus G_1) + G_4 \overline{G}_3 (G_2 \oplus G_1)$$
$$= (G_2 \oplus G_1) (\overline{G_4 \oplus G_3}) + (\overline{G_2 \oplus G_1}) (G_4 \oplus G_3)$$
$$= G_4 \oplus G_5 \oplus G_5 \oplus G_6$$





Design of a 4-bit BCD to XS-3 code converter:







4-bit BCD-to-XS-3 code converter.

Design of a BCD to gray code converter:



Design of a SOP circuit to Detect the Decimal numbers 5 through 12 in a 4-bit gray code Input:



Design of a SOP circuit to detect the decimal numbers 0,2,4,6,8 in a 4-bit 5211 BCD code input:



Design of a Combinational circuit to produce the 2's complement of a 4-bit binary number:

10221	Inp	out		Output				
A	в	С	D	E	F	G	H	
0	0	0	0	0	0	0	0	
0	0	0	1	1	1	1	1	
0	0	1	0	1	1	1.5	0	
0	0	1	1	1	1	0	1	
0	1	0	0	1	1	0	0	
0	1	0	1	1	0	1	1	
0	1	1	0	1	0	1	0	
0	1	1	1	1	0	0	1	
1	0	0	0	1	0	0	0	
1	0	0	1	0	1	1	1	
1	0	1	0	0	1	1	0	
1	0	1	1	0	1	0	1	
1	1	0	0	0	1	0	0	
1	1	0	1	0	0	1	1	
1	1	1	0	0	0	1	0	
1	1	1	1	0	0	0	1	

(a) Conversion table

Conversion table and K-maps for the circuit



Comparators:

$$EQUALITY = (A_3 \odot B_3)(A_2 \odot B_2)(A_1 \odot B_1)(A_0 \odot B_0)$$



Block diagram of a 1-bit comparator.

1. Magnitude Comparator:

The logic for a 1-bit magnitude comparator: Let the 1-bit numbers be $A = A_0$ and $B = B_0$. If $A_0 = 1$ and $B_0 = 0$, then A > B. Therefore,

$$A > B: G = A_0 \overline{B}_0$$

If $A_0 = 0$ and $B_0 = 1$, then A < B. Therefore,

$$A < B: L = \overline{A_0}B_0$$

If A_0 and B_0 coincide, i.e. $A_0 = B_0 = 0$ or if $A_0 = B_0 = 1$, then A = B. Therefore,

$$A = B : E = A_0 \odot B_0$$



1- bit Magnitude Comparator:

The logic for a 2-bit magnitude comparator: Let the two 2-bit numbers be $A = A_1 A_0$ and $B = B_1 B_0$.

1. If $A_1 = 1$ and $B_1 = 0$, then A > B or

2. If A_1 and B_1 coincide and $A_0 = 1$ and $B_0 = 0$, then A > B. So the logic expression for A > B is $A > B : G = A_1 \overline{B}_1 + (A_1 \odot B_1) A_0 \overline{B}_0$

1. If $A_1 = 0$ and $B_1 = 1$, then A < B or

2. If A1 and B1 coincide and A0 = 0 and B0 =1, then A< B. So the expression for A < B is

 $A < B : L = \overline{A}_1 B_1 + (A_1 \odot B_1) \overline{A}_0 B_0$

If A_1 and B_1 coincide and if A_0 and B_0 coincide then A = B. So the expression for A = B is $\mathbf{A} = \mathbf{B} : \mathbf{E} = (\mathbf{A}_1 \odot \mathbf{B}_1)(\mathbf{A}_0 \odot \mathbf{B}_0)$

$$B_{1} \qquad A_{2} \qquad A_{3} \qquad A_{4} \qquad A_{5} = B_{6} \qquad A_{6} = B_{6} \qquad A_{6} = B_{6} \qquad A_{7} = B_{6} \qquad A_{7} = B_{7} \qquad A_{7} = B_{7$$

4- Bit Magnitude Comparator:

The logic for a 4-bit magnitude comparator: Let the two 4-bit numbers be $A = A_3A_2A_1A_0$ and $\mathbf{B} = \mathbf{B}_3 \mathbf{B}_2 \mathbf{B}_1 \mathbf{B}_0.$

- 1. If $A_3 = 1$ and $B_3 = 0$, then A > B. Or
- 2. If A_3 and B_3 coincide, and if $A_2 = 1$ and $B_2 = 0$, then A > B. Or 3. If A_3 and B_3 coincide, and if A_2 and B_2 coincide, and if $A_1 = 1$ and $B_1 = 0$, then A > B. Or
 - 4. If A3 and B3 coincide, and if A2 and B2 coincide, and if A1 and B1 coincide, and if A0 = 1 and $B_0 = 0$, then A > B.

From these statements, we see that the logic expression for A > B can be written as $(\mathbf{A} > \mathbf{B}) = \mathbf{A}_3 \overline{\mathbf{B}}_3 + (\mathbf{A}_3 \odot \mathbf{B}_3) \mathbf{A}_2 \overline{\mathbf{B}}_2 + (\mathbf{A}_3 \odot \mathbf{B}_3) (\mathbf{A}_2 \odot \mathbf{B}_2) \mathbf{A}_1 \overline{\mathbf{B}}_1$ + $(A_3 \odot B_3)(A_2 \odot B_2)(A_1 \odot B_1)A_0\overline{B}_0$

Similarly, the logic expression for A < B can be written as

$$A < B = \overline{A}_3 B_3 + (A_3 \odot B_3) \overline{A}_2 B_2 + (A_3 \odot B_3) (A_2 \odot B_2) \overline{A}_1 B_1 + (A_3 \odot B_3) (A_2 \odot B_2) (A_1 \odot B_1) \overline{A}_0 B_0$$

If A₃ and B₃ coincide and if A₂ and B₂ coincide and if A₁ and B₁ coincide and if A₀ and B₀ coincide, then A = B.

So the expression for A = B can be written as

$$(\mathbf{A} = \mathbf{B}) = (\mathbf{A}_3 \odot \mathbf{B}_3)(\mathbf{A}_2 \odot \mathbf{B}_2)(\mathbf{A}_1 \odot \mathbf{B}_1)(\mathbf{A}_0 \odot \mathbf{B}_0)$$



IC Comparator:



ENCODERS:



Octal to Binary Encoder:





Decimal to BCD Encoder:

Tristate bus system:

In three-state, tri-state, or 3-statelogic allows an output port to assume a high impedance state in addition to the 0 and 1 logic levels, effectively removing the output from the circuit.

This allows multiple circuits to share the same output line or lines (such as a bus which cannot listen to more than one device at a time).

Three-state outputs are implemented in many registers, bus drivers, and flip-flops in the 7400 and 4000 series as well as in other types, but also internally in many integrated circuits. Other typical uses are internal and external buses in microprocessors, computer memory, and peripherals. Many devices are controlled by an active-low input called OE (Output Enable) which dictates whether the outputs should be held in a high-impedance state or drive their respective loads (to either 0- or 1-level).

